0
$\begingroup$

I am aware that it is easier to run a static timing analysis on a CPLD than a FPGA, but why is this?

Any information would be greatly appreciated.

$\endgroup$
1
$\begingroup$

Basically, a CPLD has far fewer choices in terms of the number of different kinds of paths through which a signal can flow from one register to the next, which means that the job of analyzing all of the different combinations of paths is reduced by many orders of magnitude.

$\endgroup$

Your Answer

By clicking “Post Your Answer”, you agree to our terms of service, privacy policy and cookie policy

Not the answer you're looking for? Browse other questions tagged or ask your own question.